
References

- [1] Y. Cheng, M. C. Jeng, Z. H. Liu, J. Huang M. Chan, P. K. Ko, and C. Hu, "A Physical and Scalable I-V Model in BSIM3v3 for Analog/Digital Circuit Simulation", *IEEE Trans. On Elec. Dev.*, vol. 42, p. 2, Feb 1997.
- [2] BSIM3SOIv1.3 Users' Manual, UC Berkeley, Department of EECS.
- [3] W. Jin, P. C. H. Chan, S. K. H. Fung, P. K. Ko, "A Physically-Based Low-Frequency Noise Model for NFD SOI MOSFET's", *IEEE Intl. SOI conf.*, pp. 23-24, 1998.
- [4] BSIM3v3.2 Users' Manual, UC Berkeley, Department of EECS.
- [5] D. Suh, J. G. Fossum, "A physical charge-based model for non-fully depleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits", *IEEE Tran. on Electron Devices*, vol. 42, no. 4, pp. 728-37, April 1995.
- [6] M. S. L. Lee, W. Redman-White, B. M. Tenbroek, M. Robinson, "Modelling of thin film SOI devices for circuit simulation including per-instance dynamic self-heating effects", *IEEE Intl. SOI conf.*, pp. 150-151, 1993.
- [7] D. Sinitsky, S. Tang, A. Jangity, F. Assaderaghi, G. Shahidi, C. Hu, "Simulation of SOI Devices and Circuits using BSIM3SOI", *IEEE Electron Device Letters*, vol. 19, no. 9, pp. 323-325, September 1998.
- [8] G. S. Gildenblat, VLSI Electronics: Microstructure Science, p. 11, vol. 18, 1989.

- [9] M. C. Jeng, "Design and Modeling of Deep-Submicrometer MOSFETs", Ph. D. Dissertation, UC Berkeley.
- [10] D. Sinitsky, S. Fung, S. Tang, P. Su, M. Chan, P. Ko, C. Hu, "A Dynamic Depletion SOI MOSFET Model for SPICE", in *Dig. Tech. Papers, Symp. VLSI Technology*, 1998.
- [11] D. Sinitsky, R. Tu, C. Liang, M. Chan, J. Bokor and C. Hu, "AC output conductance of SOI MOSFETs and impact on analog applications", *IEEE Electron Device Letters*, vol.18, no.2, pp. 36-38, Feb 1997.
- [12] T. Y. Chan, P. K. Ko and C. Hu, "A Simple Method to Characterize Substrate Current in MOSFETs", *IEEE Electron Dev. Letts.*, EDL-5, Dec 1984, p. 505.
- [13] S. A. Parke, J. E. Moon, H. C. Wann, P. K. Ko and C. Hu, "Design for suppression of gate-induced drain leakage in LDD MOSFETs using a quasi-two-dimensional analytical model", *IEEE Trans. On Electron Device*, vol. 39, no. 7, pp. 1697-703, July 1992.
- [14] J. Gautier and J. Y.-C. Sun, "On the transient operation of partially depleted SOI NMOSFET's", *IEEE Electron device letters*, vol.16, no.11, pp. 497-499, Nov 1995.
- [15] L. T. Su, D. A. Antoniadis, M. I. Flik, J. E. Chung, "Measurement and modeling of self-heating effects in SOI nMOSFETs", *IEDM tech. Digest*, pp. 357-360, 1994.
- [16] R. H. Tu, C. Wann, J. C. King, P. K. Ko, C. Hu, "An AC Conductance Technique for Measuring Self-Heating in SOI MOSFET's", *IEEE Electron device letters*, vol.16, no.2, pp. 67-69, Feb. 1995.
- [17] P. Su, S. K. H. Fung, F. Assaderaghi, C. Hu, "A Body-Contact SOI MOSFET Model for Circuit Simulation", *Proceedings of the 1999 IEEE Intl. SOI Conference*, pp.50-51.

- [18] P. Su, S. K. H. Fung, S. Tang, F. Assaderaghi and C. Hu, "BSIMPD: A Partial-Depletion SOI MOSFET Model for Deep-Submicron CMOS Designs", *Proceedings of the IEEE 2000 Custom Integrated Circuits Conference*, pp.197-200.
- [19] H. Nakayama, P. Su, C. Hu, M. Nakamura, H. Komatsu, K. Takeshita, Y. Komatsu, "Methodology of Self-Heating Free Parameter Extraction and Circuit Simulation for SOI CMOS", *Proceedings of the IEEE 2001 Custom Integrated Circuits Conference*, pp.381-384.
- [20] P. Su, "An International Standard Model for SOI Circuit Design," Ph. D. Dissertation, Department of EECS, University of California at Berkeley, December 2002.
(<http://www.eecs.berkeley.edu/~pinsu>)
- [21] <http://www.eigroup.org/cmc>
- [22] P. Su, S. Fung, H. Wan, A. Niknejad, M. Chan and C. Hu, "An impact ionization model for SOI circuit simulation," *2002 IEEE International SOI Conference Proceedings*, Williamsburg, VA, Oct. 2002, pp. 201-202.
- [23] P. Su, K. Goto, T. Sugii and C. Hu, "A thermal activation view of low voltage impact ionization in MOSFETs," *IEEE Electron Device Letters*, vol. 23, no. 9, September 2002.
- [24] P. Su, K. Goto, T. Sugii and C. Hu, "Enhanced substrate current in SOI MOSFETs," *IEEE Electron Device Letters*, vol. 23, no. 5, pp. 282-284, May 2002.
- [25] P. Su et al., "On the body-source built-in potential lowering of SOI MOSFETs," *IEEE Electron Device Letters*, February 2003.
- [26] BSIMSOI3.2 Users' Manual, UC Berkeley, Department of EECS.

- [27] BSIM4.5.0 Users' Manual, UC Berkeley, Department of EECS.
- [28] H. Wan, P. Su, S.K.H. Fung, C.L. Chen, P.W. Wyatt, A.M. Niknejad, C. Hu, "RF Modeling for FDSOI MOSFET and Self Heating Effect on RF Parameter Extraction", *Eighth International Conference on Modeling and Simulation of Microsystems*, May 2005.
- [29] K.W. Su, K.H. Chen, T.X. Chung, et. al, "Modeling Isolation-induced Mechanical Stress Effect on SOI MOS Devices", *IEEE International SOI conference Proceedings*, pp 80-82, 2003.

